


Fig. 1



200

FIG. 2



Workspace window	The area where you organise your projects. A project consists of all the files you need, plus information about what target you are compiling for. When you have assembled all the information that you need for a project, you can compile it. When you start Handel-C, the default position of the workspace window is on the left.
Code editor	Where you create and edit Handel-C source files. When you create or open a file, the default position of the code editor window is on the right.
Output window	When you compile a file, error messages and warnings are displayed in the output window. The default position of the output window is at the bottom of the screen. The output window has tabs for build messages and debug messages.
Debug windows	When your file has compiled, you can simulate it. The simulation steps the program through clock cycles, and allows you to look at the contents of any variables that are in scope. These are displayed in the Variables window.
	You can select variables to display in the debug Watch window. The default position of the watch window is the bottom left-hand corner of the screen.
	The call stack (the route by which you have called a function) is displayed in the Call Stack window.
	You can see clock cycles in the Clocks window and current executing threads in the Threads window




FIG. 4




FIG. 5



a chipৰু, system থা or board থ	Not targeted to a particular system or product
a core 🏻	A discrete piece of code, compiled to a specific architecture, that may be used as part of a targer design
a library 🎏	Pre-compiled Handel-C code that may be re- used or sold elsewhere
a pre-defined chip, system or board	Targeted to a known product. These systems will be optimised for that product, and should only be placed and routed onto that product.

```
# Repeat until se get a mero

do

(

** Repeat until se get a mero

do

(

** Read a value from input File

input ? data:

** Add to running tota!

** Seakpoint

** Sum ** Sum ** (0 % data);

ohile (data!=0):
```

FIG. 7




FIG. 8

Tab	Item	Meaning	Value	Default
General				
	Intermediate files	The sub-directory where intermediate files are stored	Directory path name relative to the project directory	configuration hame
	Output files	The sub-directory where the final output is stored (.d11, netist etc.)	Directory path name relative to the project directory	configuration name
Chip				
	Family	The family containing the part you are targeting	Select family from drop-down list	As required
	Part	The part number you are targeting	Type in part number	Depends on project

FIG. 9A




Preprocessor				
	Preprocessor definitions (-D)	Equivalent to the #define directive	Set as required	DEBUG, NDEBUG, SINULATE
,	Additional include directories (-1)	Add directories to the search path for include directories	Set as required	None
	Additional preprocessor options (-cpp)	Add any opp- commands	See the pre- processor manual	None
Compiler				
	Generale debug information (-g)	Get the compiler to produce information for the debugger	Check for Yes	Checked
	Generale warning messages (-W)	Get the compiler to produce wanning messages:	Check for Yes	Checked
	Generate estimation information (-e)	Get the compiler to generate HTML files giving depth and timing information	Check for Yes	Unchecked
Optimisations				
	Various levels of optimizations	Čheck as needed	Depends on larget	
Linker				
	Output format	Select the larget for the compiler	Determined by target settings	As required
	Save browse info	Store information needed to browse symbols	Checked	Checked
	Additional Library Path	Directory path to search for libraries	Set as required	
	Command line for building simulator DLL (- cf)	Link appons defined in the cl.of file	Define how the C compiler is called to compile simulator .dlf	Installed c1.cf seltings. (Debug and Release only)
	Object/library modules	Specify modules to include in build	Set as required	
Debugger				
	Working directory	Directory that the simulator uses as the current working directory	Directory path name relative to the project directory	Defaults to current project directory (.)
Build commands				- 0.
	Compilation commends	Not yet implemented		None

FIG. 9B

900

Output files Not yet implemented None

ngan gang gar wang sagat gang ji ja gana gana sang jar jarah gana iyo daali sagait iyan jir daali tahan sada raad taan daan daan daan baah baah



 Enter a name for your new configuration, and select the configuration type that you wish to use as a base in the Copy settings from box.




FIG. 10




FIG. 11




FIG. 12

lcon	Meaning	
	shared function, procedure or expression	
E	in-line function or macro	
ð	vanatve	
1	memory (RAM, ROM, WOLL or MPRAM)	
13	ckental	
150	external interface	
7	Signal	
*	Stacked positions that contain the related object (e.g. recursive mocros)	
	Position in the file containing the definition of the object	




FIG. 13




FIG. 14




FIG. 15

Browsing

Button	Command	Function
P	Go to Definition	Jump to the source code line where the variable is defined
, 0.	Go to Reference	Jump to the first source code line where the variable is used
,p	Previous Definition/Reference	Jump to previous definition or reference

Q,	Next Definition/Reference	Jump to next definition or reference
Ø;	Pop context	Returns you to your original position before you started browsing



Command	Shortcut	Function
Undo	Ctrl+Z	Reverse a recent change to the active document or to the workspace
Redo	Ctrl+Y	Reverse a recent undo
Cut	Ctrl+X	Copy the current selection and delete it
Сору	Ctrl+C	Copy the current selection to the clipboard
Paste	Ç(rl+V	Copy the clipboard to the current selection
Delete	Del	Delete the current selection
Find	Ctrl+F	Find a string or regular expression in the current file
Find in files		Find a string or regular expression in selected files
Replace	Cirl+H	Replace one string or regular expression with another in current file

The Edit menu also has the Bookmarks and Browse sub-menus and the Breakpoints command.

· · · · · · · · · · · · · · · · · · ·		
Regular Expression	Description	
(x)	The characters or expressions between the parentheses	
	(Period.) Any single character.	
^	Start of line.	
\$	End of line.	
\t	Tab character	
xly	A match for either x or y. For example, a (team class) will match either ateam or aclass.	
ж*	Zero, one or many copies of x. For example, ba*c matches bac, baac, baac and bc.	
x?	None or one x. For example, ba?c matches bac or bc.	
X+	At least one or more of x. For example, ba+c matches bac, baac, baaac, but not bc.	
[xyz] [x-y]	Matches one character from the set in the brackets. Use a dash (-) to include all characters in a range (e.g., [_A-Za-z] matches an underscore or any letter, and [_A-Za-z][_A-Za-z@-9]* matches an alphanumeric string that can include underscores). Use [xyz-] or [-xyz] if you want to include a dash in the set. If you need a] in the set use []xyz].	
[^xyz]	Matches one character that is not in the brackets. For example, x[^0-9] matches xa, but not x0 or x2.	
\x	Matches the character x, even if x is one of the magic characters ^\$[].*+? listed above. For example, ^pig matches pig at the start of a line, but \^pig matches the string ^pig anywhere on a line.	



Directory	File	File type
Where saved	prog.c	Source file
Workspace directory	prog.hw	Workspace
Project directory	example1.hp	Your project file
Output directory	example1.dll	Part of the simulator
	example1.lib	Part of the simulator
	example1.hb	The project browse file for the symbol view window
	example1.exp	Part of the simulator
	prog.hb	A program browse file used for symbol view
Intermediate directory	prog.obj	Handel-C object file built during compilation.

FIG. 19




FIG. 20

ਸ਼ੁਰੂ ਹੈ। ਜਿਸ ਦੇ ਸ਼ੁਰੂ ਜੁਸ਼ਤੂ ਹੁਣ ਹੈ। ਜਿਸ ਸ਼ੁਰੂ ਸ਼ੁਰੂ




Fig. 20A




FIG. 21



Command	Shortcut	Function	
Compile	Ctd+F7	Run the compiler on the active document (which must be a . c file), to generate its .obj file.	
Build project	F7	Build this project: Run the compiler on all .c files that are newer than their .obj files, then run the linker on the .obj files to make the .dll, EDIF or VHDL file.	
Rebuild All		Rebuild all the files in this project: like Build, except that all .c files are compiled.	
Clean		Delete all the files that are created by Build.	
Start Debug		Pop-up menu	
Go	F5	(Build project if not built.) Run the simulator at full speed (until a breakpoint or other stop is reached)	
Step into	F11	(Build project if not built.) Run to the first statement in the function or macro invoked in the current line. If the current line is not a function or macro invocation, run to the next statement.	
Run to Cursor	Ctrl+F1	(Build project if not built.) Run up to the line containing the text cursor.	
Set Active Configuration		Shows a dialogue box where the user can choose the active configuration	
Configurations		Shows a dialogue box where the user can add, remove or edit configurations.	




Fig. 22A



Command	Shortcut	Function
Go	F5	Run the simulator at full speed (until a breakpoint or other step)
Restart	Ctrll+Shift+F5	Run the simulator, starting at the first line of the program.
Step Debugging	Shift+F5	Stop the simulation
Břeák		Pause the simulation (when it is running)
Show Next Statement	ALT + keypad *	Display the statement in the current thread that will be executed on the next clock cycle
Step Into	FII	Run to the first statement in the function invoked in the current line. If the current line is not a function invocation, run to the next statement on a complete clock cycle.
Step Over	F10	Run until the start of the next statement (step over a function)
Step Out	Shlft+F11	Run until the start of the statement after the line which invoked the current function (step out of a function)

FIG. 23A

Run to Cursor	Ctrl+F10	Run until the line containing the text cursor is reached.
Advance	Ctrl+F11	Advance a partial clock cycle, to the next code line



Window	Shortcut to open	Function	
Editor window	Appears by default	The code editor window for the source code that you are debugging, marked to show the current execution points and breakpoints.	
Watch	All+9	A window with four tabs, in which you can view the contents of selected variables.	
Call Stack	Alt+7	A window that shows the calling path to the function you are in.	
Variables	Alt+4	Variables window.	
Clocks	A#+9	Displays all current clocks and their values.	
Threads	Alt+5	Displays all current threads with a unique identifier, and allows you to select one to view.	





FIG. 25



the dealt with these that their their

FIG. 26

FIG. 27

the first gas went upon going 18. It gives gaves many as a fact that their stands thank their their their their




FIG. 28

reakpoints	70
Brook of:	OK
	Cancid
Biedkponitz D:\SEHeD_manuals\EXAMPLES\HandeFC\Example2\	Edt Code
▼ D:\SEHaD_manuab\EXAMPLES\HandaFC\Example2\ ▼ D:\SEHaD_manuab\EXAMPLES\HandaFC\Example2\	John 15
	Remove
	Remove All

FIG. 29



Strong typing	Handel-C has variables which can be defined to be of any width.	
. *-	Casting can't change width.	
	There are no automatic conversions between signed and unsigned values. Instead, values must be 'cast' between types to ensure that the programmer is aware that a conversion is occurring that may after the meaning of a value.	
·	Pointers can only be cast to void and back, between signed and unsigned and between similar structs. You cannot cast pointers to any other type	
True parallelism	You can have multiple main functions in a project. Each Handel-C main function must be associated with a clock.	
	Although implicitly sequential, Handel-C has parallel constructs which allow you to speed up your code	
Width of variables	Handel-C has variables which can be defined to be of any width.	
	In ISO-C, bit fields are made up of words, and only the specified bits are accessed, the rest are padded. Since there are no words in Handel-C, no form of packing can be assumed.	
	If you have an array [4] and you use its index as a counter, the index width will be assumed by the Handel-C compiler to be two bits wide (to hold the values $0-3$). It will not be able to hold the value 4.	
No side-effects allowed	Instead of writing complex single statements, it is more efficient in Handel-C to write multiple single statements and run them in parallel	
9	You cannot perform two assignments in one statement.	
	auto variables cannot be initialised, as that means that hidden clock cycles are required. Instead, they must be explicitly assigned to in a separate statement.	

	You cannot have empty loops in Handel-C	
Constrained functions	Functions may not be recursive.	
	Variable length parameter lists are not supported.	
	Old-style function declarations are not supported.	

In Both	In Conventional C Only	In Handel-C Only	
int	double	chan	
unsigned	float	ram	
char	union	rom	
lang		พอภ	
snaat		mpram	
enun		signal	
register		ស្រាត់	
static		chamout	
exters		undefined	
struct		interface	
wolatile		<>	
woid		inline	
const		typeof	
auto			
21gned			
typedef			
vaid			
volatile		Į.	

In Both	In Conventional C Only	In Handel-C Only
(;)		par
switch		delay
do while		?
while		!
if alse		prialt
for (::)		seq
brenk		ffselect
continue		
return		
gate		
assert.		



In Both	In Conventional C Only	In Handel-C Only
* (pointer indirection)	sizeof	select()
à (address of)		width()
*		D
+		11
* (multiplication)		₹-
1	_	[:]
	_	let_in
<u> </u>	_	
55		
>	-	
<u> </u>	_	
>= -	7	8
<=		
TOTAL AND		
!=		
3 (bibvise and)		
.6		
1		
? :		
[]	_	
1		
3.3		
<u>, , , , , , , , , , , , , , , , , , , </u>	-{	
-5	-	
.		L

FIG. 34




FIG. 35

	3602
EDA Toul Settings	
Specify the other EDA tools specify other companies too	in addict to Quatus That you will use on this project. You can be for design entry, synthesis, smulation, or uning analysis.
Design entry/synthesis: look frou can overide this selling	gitor an individual design life with the File Properties command
Custom	f:5eVnie.7]
T Generales scandinales	administrand calcium the concepted of entrey change.
Sinulation toot	The second secon
(None)	To Hage
□ <u>∃</u> us live carl automatisc	y afterior materials
_ining analysis to ot	
(None)	V Sellinger: 1
🗔 Burellissins Le Junelisel	welley), condelion
OK	

FIG. 36



Design entry/synthesia	led: Philm		<u> </u>
Data (ormal:	EDIF	.	
Signal names VICC VICC			
GND GND			Б-
Libraiji Mapping File: File peme: handelo.	lmy		1/2,/
☐ <u>S</u> hawirlometia	message:: describing	LMF mapping duri	ng complation
	. Cancel	<u> </u>	eset

FIG. 37

would produce wires

signals_to_HC[0] signals_to_HC[1] signals_to_HC[2] signals_to_HC[3]






FIG. 39

Keyword	yword Function	
base	specify display base for variables in debugger	10
extlib	specify external plugin for simulator	None
extfunc	specify external simulator function for this port	PlugInSet or PlugInGet
extpath	specify any direct logic (combinatorial logic) connections to another port	
extinst	specify connection to external code	None

warn disable some compiler warnings No

offer for the first the first first for the first first

FIG. 40B




FIG. 41




Fig. 41A

When used	Function call	How often
First use of simulator in Handel-C session	PlugInOpen	once per plugin
Start of simulation	PlugInOpenPort	once per interface port using the plugin

	PlugImOpenImstance	once per instance (copy) of plugin
Simulator data transfer	PlugInSet	called when data on a port sending data TO the plugin changes
	PlugInGet	called whenever the simulator wishes to read data FROM the plugin
Start of simulated clock cycle	PlugInStartCycle	
Middle of cycle	PlugInMiddleCycle	called immediately before the simulator variables are updated
End of cycle	PlugInEndCycle	
End of simulation	PlugInClosePort	once per interface port using the plugin
	PlugInCloseInstance	once per instance of the plugin
End of Handel-C session	PluginClose	once per plugin

FIG. 42B



	Possible Values	Default	Meaning
extlib	Name of a plugin	None	Specify external plugin for simulator
extfunc	Name of a function within the plugin	PlugInSet or PlugInGet depending on port direction	Specify external function within the simulator for this port
extinst	Instance name (with optional parameters)	None	Specify simulation instance used




FIG. 44




Fig. 44A






Fig. 44B




Fig. 44C




Fig. 44D



Option	Meaning	
+C	Compile only. Do not generate netlist. Output .obj file	
- \$	Target simulator	
-c1CommandLine	Specify command line for compiling simulator output	
- fFamily	Specify target family	
- p <i>Part</i>	Specify target part	
-edif	Target EDIF output	
-vhd1	Target VHDL output	
-lpm Width	Use LPMs for data paths wider than Width	
- b	Generate browse info database file	
• rFilename	Specify browse info database file name	
- o Filename	Specify output file name	
-xcFilename	Treat file as Handel-C source file	
-x1Filename	Treat file as Handel-C library file	
-xoFilename	Treat file as Handel-C object file	
- LPathname	Add pathname to library path	
-cpp Option	Pass Option to preprocessor	
- DSymbol	Define preprocessor symbol	
• E	Preprocess source only	
- 1 <i>Pathname</i>	Add pathname to preprocessor include path	
-USymbol	Undefine preprocessor symbol	
-0	Turn on maximum optimisations	
-0-	Turn off all optimisations	
-0+optimise	Turn on optimise optimisation	
-0-optimise	Turn off optimise optimisation	
	Possible values for optimise	
	cr Conditional rewriting optimisations	

FIG. 45A

	cse	CSE optimisations
	high	High-level optimisations.
	pcse	Partitioning CSE optimisations
	rcse	Repeated CSE optimisations.
	rcr	Repeated conditional rewriting optimisations.
	retime	Retiming optimisations.
	rewrite	Rewriting optimisations.
-e	Estimate I	ogic depth and area. (Generate HTML files)
-g	Compile w	vith debug information
-N	Show all warning messages	
-help	Print help	screen



Command	Shortcut	Function
Edit		
New	Ctrl+N	Display the New dialog
Open	Ctrl+O	Display the File Open dialog
Save	Ctrl+S	Save the active document
Print	Ctrl+P	Print active document
Undo	Ctrl+Z	Reverse the most recent change to the active document or to the workspace
Redo	Ctrl+Y	Reverse the most recent undo
Cut	Ctrl+X	Copy the current selection and delete it
Сору	Ctrl+C	Copy the current selection to the clipboard
Paste	Ctrl+V	Copy the clipboard to the current selection
Delete	Del	Delete the current selection
Breakpoints	Alt+F9	Display project's breakpoints dialog box
View		
Workspace	Alt+0	Hide or show the Workspace window
Output	Alt+2	Hide or show the Output window
Debug Windows		
Watch	Alt+3	Hide or show the Watch window
Call Stack	Alt+7	Hide or show the Call Stack window
Memory	Alt±6	Hide or show the Memory window
Variables	Alt±4	Hide or show the Variables window
Clocks	Alt∗9	Hide ar show the Clocks window
Threads	Alt+5	Hide or show the Threads window
Properties	Alt+Enter	Display properties of the current document or selection
Project		
Settings	Alt+F7	Shows the Project Settings dialog box.
Build		
Compile	Ctrl+F7	Compiler selected file.
Build	F7	Build this project

FIG. 46A



Debug		
Go	F5	Run the simulator at full speed (until a breakpoint etc.)
Restart	Ctrl+Shift+F5	Run the simulator from the beginning.
Stop Debugging	Shift+F5	Stop the simulation
Show Next Statement	Alt + Num *	Run until the line containing the text cursor is reached.
Step Into	F11	Run to the first statement in the function invoked in the current line. If the current line is not a function invocation, just run until the next statement.
Step Over	F10	Run until the start of the next statement
Step Out	Shift+F11	Run until the start of the statement after the line which invoked the current function
Run to Cursor	Ctrl+F10	Run until the line containing the text cursor is reached.
Advance	Ctrl+F11	Run until the line containing the text cursor is reached.
Tools		
Source Browser	Alt+F12	Show a symbol browser dialogue box.
Help		
Help Topics	F1	List the Help topics
Output Window		
	Double click	Takes you to line in source code
	F4	Next error
	Shift + F4	Previous error
Windows control		
	F6	Next pane
	Shift +F6	Previous pane

FIG. 46B

Directory	browsi	ng			
		Folder		Fold	ler (open)
	9	Network disc	8	Fixe	d disc
	봅	Removable disc	0	CDF	ROM
	*	RAM disc			•
Output wi	ndow				
	•	Information		Δ	Warning (about your program)
	Ø	User assert state	ement		
	₿.	Error (in your prog	gram)	E	Internal error in the compiler
	-	Position stack		-	Position
Source w	indow				
	\Rightarrow	Current active poi	nt		
	\Rightarrow	Other statements	execut	ed in c	urrent thread on current clock cycle
		Active point in diff	erent th	read	
		Position of current	t error		
		Breakpoint		O	Disabled breakpoint
Toolbar	_				
	1	New Text File			
		New		Show	w Workspace window
	-	Open		Show	v Output window
	S	Save	'입	Show	v properties
		Save All		Com	pile one file
		Print	N.	Build	l project
	Ж	Cut -		Stop	a build in progress
	G ₂	Сору		Run	program in simulator
	6	Paste	5, ₽	Add -	or remove breakpoint
	b	Undo	(I)	Show	v about box
	Ċ	Redo			

FIG. 47A

Debug				
•	3	Restart,		
	®	Stop debugging	0	Pause
	D	Step in	æ	Step over,
	s i S	Step out,	74	Advance
	Zh	Run to cursor		
	*	Show watch windows	1111	Show variable windows
	38	Show call stack window		
	Ø.	Clock in clocks window		
	690	Thread in threads window	٧	
Workspace	windo	ow _		
	File v	riew		
		Handel-C workspace (, h	w file)	
	di	Handel-C system project	(.hp fil	e)
	00	Handel-C board project (.hp file	>
	*	Handel-C chip project (.h	p file)	
	100	Handel-C core project (.1	p file)	
	Ű	Library project (.hp file)		
	E	Document (.txt, .h)		
	(£)	Source file (.c file)		
		Folder		
	*	Folder (open)		

FIG. 47B

Symbol view

- Target (used for configurations)
- Function or shared proc or expr
- In-line function, macro
- Variable
- RAM, ROM or WOM variable
- channel (chan, chanin or chanout)
- T Signal
- M Interface
- Position stack
- Position

Browsing

- Go to definition
- . Go to reference
- Previous
- Q. Next
- Return to original context
- File outline
- Definitions and references

FIG. 47C



Raw file bit number	Colour bit
7 (Most significant)	Red 7
6	Green 7
5	Blue 7
4	Blue 6
3	Green 6
2	Red 6
1	Green 5
0 (Least significant)	Green 4

FIG. 48




FIG. 49






FIG. 50



FIG. 51



Operator	Meaning	ISO-C	Change in Version 3
[1]	array index delimiters, bit selection	Extended	Array index may be a variable, bit selection may not
u	structure, union and multi- port RAM member operator, interface port operator	Yes	struct variables have been added
я́-	indirection operator	Yes	New
&	address operator	Yes	New
1	division operator	Yes	Extended: division of variables
%	modulus operator	Yes	Extended: modulus of variables
<<	left-shift operator	Yes	Extended: shift by variable amounts
>>	right shift operator	Y.es.	Extended: shift by variable amounts

Declarations

Keyword	Meaning	ISO-C	Change in v.3
⇔	disambiguator	No	New
auto	auto variable	Yes	New
const	specify that variable's value will not change	Yes	New
enua	enumeration constant	Yes	New
extern	define global variable	Yes	New
inline	declaration of inline function	No	New
interface	declaration of off-chip interface	No	Extended: you can now create interfaces to foreign code
mpram	declare a multi-port RAM	No	Create dual-ported RAMs
ram	declare a RAM	No	Extended to specify Xilinx block memory
register	declare register variable	Yes	New
rom	declare a ROM	No	Extended to specify Xilinx block memory
signal	declare a signal object	No	New
signed	declare a signed variable	Yes	New
static	specify variable with limited scope	Yes	New
struct	declare a structure variable	Yes	New
typedef	define type	Yes	New
void	specify void return type or empty parameter list	Yes	New
volatile	declare volatile variable	Yes	New
wom	declare a WOM (array)	No	Specify an area of write-only memory



Statements

Statement	Meaning	ISO-C	Change in v.3
assert	diagnostic macro to print to stderr	Not standard	Print string to standard error channel
continue	continue execution outside code block	Yes	New
geto	jump to specified label	Yes	New
ifselect	conditional execution on compile time selection	No	Compile following code if selected, else
par	execute statements in parallel	No	Extended: parallel statements can be replicated
return	return from function	Yes	New
seq	execute statements in sequence	No	New: seg blocks can also be replicated
typeof	return type of operator	No	As in GNU C

Macros

Keyword	Meaning	ISO-C	Change in version 3
in	define scope for local macro expression declaration	No	New: let macro expr name = expression in macro expression
let	start declaration of local macro expression	No	New: let macro expr name = expression in macro expression

Clocks

Keyword	Meaning	ISO-C	Change in version 3
internal	use internal clock	No	Extended: can use any expression
Internal_divide	use divided internal clock	No	Extended: can use any expression
clock	use current clock	No	New

de Gode of the their the first the






FIG. 55



Predefine	Default		
data	list the pins used for transferring data, MSB to LSB	None	
speed	set buffer speed (output)	Xilinx = 3 Altera = 1	
pull	set pull-up or pull-down for bus pins (not Altera)	None	
infile	Te set file source for input bus data		
outfile	tiffie set file destination for output bus data		

All interfa	Default	
base	specify display base for variables in debugger	10
extlib	specify external plugin for simulator	None
extfunc	specify external simulator function for this port	PlugImSet or PlugInGet
extpath	specify any direct logic (combinatorial logic) connections to another port	None
extinst	specify connection to external code	None
warn	disable some compiler warnings	No



ROM entry	Value	ROM entry	Value
P[N][N][N]	1	b[0][0][1]	2
P[0][1][0]	3	b[0][1][1]	4
p[1][0][0]	5.	p[1][0][1]	6
P[1][1][0]	7	b[1][1][1]	8
b[2][0][0]	9	b[2][0][1]	10
b[2][1][0]	11	p[S][1][1]	12
P[3][0][0]	13	p[3][0][1]	14
p[3][1][@]	15	b[3][1][1]	16




Fig. 57A




Fig. 57A-1




Fig. 57A-2



Statement	Timing
{}·	Sum of all statements in sequential block
par {}	Length of longest branch in block
Function(), break, goto, continue	No clock cycles
return(Expression);	1 clock cycle if Expression is assigned on return, otherwise none.
Variable = Expression;	1 clock cycle
Variable ++;	1 clock cycle
Variable;	1 clock cycle
++ Variable;	1 clock cycle
Variable;	1 clock cycle
Variable += Expression;	1 clock cycle
Variable -= Expression;	1 clack cycle
Variable *= Expression;	1 clack cycle
Variable /= Expression;	1 clock cycle
Variable %= Expression;	1 clack cycle
Variable <<= Constant;	1 clack cycle
Variable >>= Constant;	1 clock cycle
Variable &= Expression;	1 clock cycle
Variable = Expression;	1 clock cycle
Variable ^= Expression;	1 clock cycle
Channel ? Variable;	1 clock cycle when transmitter is ready (in same clock domain)

FIG. 58A



Statement	Timing		
Channel Expression;	1 clock cycle when receiver is ready (in same clock domain)		
if (Expression) {} else {}	Length of executed branch		
while (Expression) {}	Length of loop body * number of iterations		
do {} while (Expression);	Length of loop body * number of iterations		
for (Init; Test; Iter) {}	Length of Init + (Length of body + length of Iter) * number of iterations		
switch (Expression) {}	Length of executed case branch		
prialt {}	1 clock cycle for case communication when other party is ready plus length of executed case branch		
	or length of default branch if present and no communication case is ready		
	or infinite if no default branch and no communication case is ready		
delay;	1 clock cycle		



Clock	in	×[0]	x[1]	x[2]	out
4	5	O.	0	0	0
2	6	5	0	0	0
3	7	8	5	0	0
4	8	7	б	5	0
5	9	8	7	6	5
5	10	9	8	7	6
Ô	11	10	9	8	7
7	12	11	10	9	8
8	13	12	11	10	9

FIG. 59



Location	Meaning	
internal Frequency internal Expression	Clock from internal clock generator (Xilinx 4000 series devices only).	
internal_divide Frequency Factor internal_divide Expression	Clock from internal clock generator with integer division (Xilinx 4000 series devices only).	
external [Pin]	Clock from device pin.	
external_divide [Pin] Factor	Clock from device pin with integer division.	



Family Name	Description
Xilinx4000E	4000E series Xilinx FPGAs
Xilinx4000L	4000L series Xilinx FPGAs
Xilinx4000EX	4000EX series Xilinx FPGAs
Xilinx4000XL	4000XL series Xillinx FPGAs
X11inx4000XV	4000XV series Xilinx FPGAs
XilinxVirtex	Virtex Xilinx FPGAs
AlteralØK	Flex10K series Altera FPGAs
Altera20K	Flex20K series Allera FPGAs




FIG. 62




FIG. 63




FIG. 64




FIG. 65




FIG. 66




FIG. 67






FIG. 68






FIG. 69

the first from the first for the first from the configuration of the first from the first first

FIG. 70




FIG. 71




FIG. 72




FIG. 73




FIG. 74



Sort Identifier	Description		
bus_in	Input bus from pins		
bus_latch_in	Registered input bus from pins		
bus_clock_in	Clocked input bus from pins		
bus_out	Output bus to pins		
bus_ts	Bi-directional tri-state bus		
bus_ts_latch_in	Bi-directional tri-state bus with registered input		
bus_ts_clock_in	Bi-directional tri-state bus with clocked input		
port_in	Input part from logic		
port_out	Output port to logic		




FIG. 76




Fig. 76A




FIG. 77



Specification	Possible Values	Default	Applies to	Meaning
show	0, 1	1	variables channels o/p buses tri-state buses	Show variable during simulation
base	2, 8, 10, 16	10	variables o/p channels o/p buses tri-state buses	Print variable in specified base
infile	Any valid filename	None	chanins i/p buses tri-state buses	Redirect from file
outfile	Any valid filename	None	chanouts o/p buses tri-state buses	Redirect to file
warn	0, 1	1	variables memories channels buses	Enable warnings for object
speed	0, 1, 2, 3	Xilinx = 3 Altera = 1	o/p or tri- state bus	Set buffer speed
intime	Any floating point ns delay	None	input port or bus or tri-state bus external RAMs	Maximum allowable delay between interface and variable
outtime	Any floating point ns delay	None	output port or bus or tri-state bus external RAMs	Maximum allowable delay between variable and interface
extlib	Name of a plugin, d11	None	interface or port	Specify external plugin for simulator

FIG. 78A



Specificatio n	Possible Values	Default	Applies to	Meaning
extfunc	Name of a function within the plugin	PlugInSet or PlugInGet depending on port direction	interface or port	Specify external function within the simulator for this port
extpath	Name of port TO Handel-C on the same interface	None	port FROM Handel-C	Specify any direct logic (combinatorial logic) connections to another port
extinst	Instance name (with optional parameters)	None	interface or port	Specify simulation instance used
busformat	Format string	B_1	interlace, port or memories in external logic	Specify the way that wire names are formatted in EDIF
pull	0, 1	None	Xilinx buses	Add pull up or pull down resistor(s)
data	Any valid pin list	None	memories buses	Set data pins
offchip	0, 1	0	memories	Set RAM/ROM to be off chip
ports	0, 1	0	memories	Set RAM/ROM to be in external code
block	0, 1	Xilinx =0 Altera=1	mamories (on-chip)	Set RAM/ROM to be in block memory
wegate	-1, 0, 1	0	RAMS	Place write enable signal
westart	0 to clock division -1	None	RAMs	Position write enable signal
welength	1 to clack division	None	RAMs	Set length of write enable signal
relkpos	Any number of cycles or half-cycles	None	SSRAM	Set read cycle position of SSRAM clock
wclkpos	Any number	None	SSRAM	Set write cycle

FIG. 78B



Specificatio n	Possible Values	Default	Applies to	Meaning
	of cycles or half-cycles			position of SSRAM clock
clkpulselen	Any number of cycles or half-cycles	None	SSRAM	Set pulse length of SSRAM clock
clk	Any valid pin list	None	SSRAM (off-chip)	Set clock pins for external SSRAM clock
addr	Any valid pln list	None	memories (off-chip)	Set address pins
oe	Any valid pin list	None	memories (off-chip)	Set output enable pin(s)
HE	Any valid pin list	None	RAMs (off-chip)	Set write enable pin(s)
C\$	Any valid pin list	None	memories (off-chip)	Set chip select pin(s)
rate	Any floating point ns delay	None	clock	Maximum allowable inter-component delay

FIG. 78C

Specification	Input bus	Output bus	Tri-state bus	RAM	ROM
addr				1	1
data	1	4	4	4	4
we				*	
ÇŞ		Y		ď	1
00				*	₹
çlk				Var.	

FIG. 78D



Signal Name	FPGA pin	Description
D30	1, 2, 3, 4	Data Bus
Write	5	Write strobe
Read	6	Read strobe
WriteRdy	WriteRdy 7 Able to write to device	
ReadRdy 8 Able to read from devi		Able to read from device






FIG. 80






FIG. 81



Туре	Width
[signed unsigned] char	8 bits
[signed unsigned] short	16 bits
(signed unsigned) long	32 bits
[signed unsigned] int	See note 1
[signed unsigmed] int n	n bits
[signed unsigned] int undefined	Compiler infers width
typeof (Expression)	Yields type of object

Note 1: Width will be inferred by compiler unless the 'set intwidth = n' command appears before the declaration



Prefix	Object	
chan	Channel	
chanin	Simulator channel	
chanout	Simulator channel	
ram	Internal or external RAM	
rom	Internal or external ROM	
signal	Wire	
wom	WOM within multi-port memory	

The compound types are

Prefix	Object
struct	Structure
mpram	Multi-part memory



Statement	Meaning
par {}	Parallel composition
seq {}	Sequential execution
par (Init ; Test ; Iter) {}	Parallel replication
seq (Init; Test; Iter) {}	Sequential replication
Variable = Expression;	Assignment
Variable ++:	Increment
Variable:	Decrement
++ Variable:	Increment
Variable:	Decrement
Variable += Expression;	Add and assign
Variable -= Expression;	Subtract and assign
Variable *= Expression;	Multiply and assign
Variable /= Expression;	Divide and assign
Variable *= Expression;	Modulus and assign
Variable <<= Expression;	Shift left and assign
Variable >>= Expression;	Shift right and assign
Variable &= Expression;	AND and assign
Variable = Expression;	OR and assign
Variable ^= Expression;	XOR and assign
Channel ? Variable;	Channel input
Channel Expression;	Channel output
if (Expression) [{} else {}]	Conditional execution
1fselect (Expression) [(} else [}]	Conditional compilation
while (Expression) []	Iteration
do {} while (Expression);	Iteration
for (Init; Test; Iter) ()	Iteration
break;	Loop and switch termination
continue;	Resume execution
return[([Expression])];	Return from function
goto label;	Jump to label
switch (Expression) {}	Selection
prialt ()	Channel alternation
delay;	Single cycle delay

Note: RAM and ROM elements, signals and array elements are included in the set of variables in this table.



Operator	Meaning
select (Constant, Expr., Expr)	Compile-time selection
Expression [Expression]	Array or memory subscripting
Expression [Constant]	Bit selection
Expression [Constant: Constant]	Bit range extraction. One of the two
	constants may be omitted
functionName (Arguments)	Function call ¹
pointertostructure ->member	Structure reference
structureName , member	Structure reference
! Expression	Logical NOT
~ Expression	Bitwise NOT
- Expression	Unary minus
+ Expression	Unary plus
& object	Yleids pointer to operand
* painter	Yields object or function that the
·	operand points to
(Typa) Expression	Type casting
width(Expression)	Width of expression
Expression <- Constant	Take LSBs
Expression \\ Constant	Drop LSBs
Expression * Expression	Multiplication
Expression / Expression	Division
Expression % Expression	Modulus arithmetic
Expression + Expression	Addition
Expression - Expression	Subtraction
Expression << Expression	Shift left
Expression >> Expression	Shift right
Expression @ Expression	Concatenation
Expression < Expression	Less than
Expression > Expression	Greater than

FIG. 85A



Operator	Meaning	
Expression <= Expression	Less than or equal	
Expression >= Expression	Greater than or equal	
Expression == Expression	Equal	
Expression != Expression	Not equal	
Expression & Expression	Bitwise AND	-
Expression * Expression	Bitwise XOR	
Expression Expression	Bitwise OR	
Expression && Expression	Logical AND	
Expression Expression	Logical OR	
Expression ? Expr : Expr	Conditional selection	



Keyword	Meaning	ISO-C	New in version 3
=	assignment operator	Yes	
;	statement terminator	Yes	
,	C only	Yes	
{}	code block delimiters	Yes	
<>	type specialisation	No	New
(open delimiter	Yes	
)	close delimiter	Yes	
[]	array index delimiters, bit selection	Yes	Array index may be variable
[:]	bit range selection	No	Extended
!	logical NOT operator	Yes	
1	output to channel	No	
~	bitwise NOT	Yes	
+	addition operator	Yes	
*	subtraction operator	Yes	
*	unary minus operator	Yes	
3"	multiplication operator	Yes	
j	division operator	Yes	Extended
%	modulus operator	Yes	Extended
H	drop LSB	No	
<-	take LSBs	No	
?	read from channel	No	
7	conditional expression	Yes	
^	Bitwise XOR	Yes	
å	Bitwise AND	Yes	
1	Bitwise OR	Yes	

FIG. 86A



Keyword	Meaning	ISO-C	New in version 3
44	Logical AND	Yes	
11	Logical OR	Yes	
+	structure member operator	Yes	New
<<	teft-shift operator	Yes	Extended
>>	right shift operator	Yes	Extended
<	less than operator	Yes	
>	greater than operator	Yes	
<=	tess or equal operator	Not standard	0
>=	greater or equal operator	Not standard	
==	equality operator	Not standard ¹	
1 =	inequality operator	Not standard ¹	
++	increment operator	Not standard	
*-	decrement operator	Not standard	
+=	assignment operator	Not standard	
-=	assignment operator	Not standard	
*=	assignment operator	Not standard	
/=	assignment operator	Not standard	"
% =	assignment operator	Not standard	
<<=	assignment operator	Not standard	
>>=	assignment operator	Not standard	
<u>&</u> =	assignment operator	Not standard	
=	assignment operator	Not standard	
*=	assignment operator	Not standard	
	Reserved. Not valid in Handel-C	C only	
->	structure pointer operator	Yes	New
Q.	concatenation operator	No	

FIG. 86B



Keyword	Meaning	ISO-C	New in version 3
assert	diagnostic macro to print to stderr	Not standard	New
auto	auto variable	Yes	New
break	immediate exit from code block	Yes	
case	selection within switch	Yes	
chan	define channel variable	No	
chanin	simulator channel in	No	
chanout	simulator channel out	No	
char	8-bit variable	Yes	
clock	define clock	No	
const	specify that variable's value will not change	Yes	New
continue	force next iteration of loop	Yes	New
default	default case within switch, prialt	Yes	
delay	wait one clock tick	No	
do	start do while loop	Yes	
double	Reserved. Not valid in Handel-C	C-only	
else	conditional execution	Yes	
enum	enumeration constant	Yes	New
expr	define macro as expression	No	
extern	define global variable	Yes	New
external	clock from device pin	No	Extended
external_divide	clock from device pin with integer division	No	Extended
family	define target device's family	No	
float	Reserved. Not valid in Handel-C	C-only	
for	for loop iteration	Yes	
goto	jump to specified label	Yes	New
1 F	conditional execution	Yes	
1fselect	conditional compilation on compile-time selection	No	New
in	define scope for local macro expression declaration	No	New
inline	declaration of inline function	No	New

FIG. 86C



Keyword	Meaning	ISO-C	New in version 3
int	definable width variable	Yes	
interface	declaration of off-chip interface	No	Extended
1nternal	use internal clock	No	Extended
internal_divide	internal clock with integer division	No	Extended
intwidth	set integer width	No	
let	start declaration of local macro expression	No	New
long	declare 32-bit variable	Yes	
macro	declare a macro	No	
mpram	declare a multi-port RAM	No	New
par	execute statements in parallel	No	Extended
part	define target hardware	No	
prialt	execute first ready channel	No	
proc	define macro as procedure	No	
ram	declare a RAM (array)	No	
register	declare register variable	Yes	New
return	return from function	Yes	New
rom	declare a ROM (array)	No	
select	select expression or macro expr at compile time	No	
set	specify int width, target or clock	No	
seq	execute statements in sequence	No	New
shared	declare a shared expression	No	
short	declare 16-bit variable	Yes	
signal	declare a signal object	No	New
signed	declare a signed variable	Yes	New
sizeof			
sizeof	Reserved. Not valid in Handel-C	Yes	
static	specify variable with limited scope	Yes	New
struct	declare a structure variable	Yes	New
switch	switch statement (between cases)	Yes	
typedef	define type	Yes	New
typeof	return type of operator	No	New

Keyword	Meaning	ISO-C	New in version 3
undefined	specify a variable of undefined width	No	
union			
unsigned	declare an unsigned variable	Yes	
void	specify void return type,	Yes	New
volatile	declare volatile variable	Yes	New
while	loop statement	Yes	
width	return integer width	No	
with	specify interface, signals, channels, ram and rom types, variables etc.	No	
wom	declare a WOM (array)	No	New

Escape Code	ASCII Value	Meaning
Na	7	Bell (alert)
/ b	8	Backspac e
\ f	12	Form feed
\t	9	Horizontal tab
\n	10	Newline
\v	11	Vertical tab
\r_	13	Carriage return
/**		Double quote mark
\0	0	String terminator
11	·•	Backslash
1.	3 ##	Single quote mark
/3	1#	Question mark




Fig. 87B




Fig. 87C




Fig. 87D




Fig. 87E




Fig. 87F








FIG. 88



8900

FIG. 89






FIG. 91

9200

Typical Address Packet

Address Modifier	Address Index
(8 bits)	(24 bits)

Fig. 93

the first that the first that the first test the first that the fi




Fig. 94